pcb-design/CentralPCB/sym-lib-table
2021-11-16 21:49:40 -05:00

4 lines
158 B
Plaintext

(sym_lib_table
(lib (name Central)(type Legacy)(uri C:/Users/hakun/Documents/GitHub/Potentia/pcb-design/CentralPCB/Central.pretty)(options "")(descr ""))
)